Introduction to system design/simulation. Design using Verilog code/synthesis. Emulation using Verilog code. prereq: 2301, [1301 or CSCI 1113 or CSCI 1901]
View on University Catalog
All Instructors
This total also includes data from semesters with unknown instructors.
Mahmoodi
2 terms from Summer 2020 to Summer 2022
Summer 2022
Summer 2020
Saurabh Kumar
Summer 2017
Thomas Posbergh
7 terms from Fall 2017 to Fall 2023
Fall 2023
Fall 2022
Fall 2021
Fall 2020
Fall 2019
Fall 2018
Fall 2017
Gopher Grades is maintained by Social Coding with data from Summer 2017 to Summer 2024 provided by the Office of Institutional Data and Research