EE5324: VLSI Design II

CMOS arithmetic logic units, high-speed carry chains, fast CMOS multipliers. High-speed performance parallel shifters. CMOS memory cells, array structures, read/write circuits. Design for testability, including scan design and built-in self test. VLSI case studies.prereq: [5323, CSE grad student] or dept consent

View on University Catalog