EE5329: VLSI Digital Signal Processing Systems

3 Credits

Programmable architectures for signal/media processing. Data-flow representation. Architecture transformations. Low-power design. Architectures for two's complement/redundant representation, carry-save, and canonic signed digit. Scheduling/allocation for high-level synthesis. prereq: [[5323 or concurrent registration is required (or allowed) in 5323], CSE grad student] or dept consent

View on University Catalog

All Instructors

A- Average (3.738)Most Common: A (38%)

This total also includes data from semesters with unknown instructors.

16 students
WFDCBA
  • 5.17

    /6

    Recommend
  • 4.25

    /6

    Effort
  • 5.73

    /6

    Understanding
  • 5.35

    /6

    Interesting
  • 5.64

    /6

    Activities


      Contribute on our Github

      Gopher Grades is maintained by Social Coding with data from Summer 2017 to Summer 2025 provided by the University in response to a public records request

      Not affiliated with the University of Minnesota

      Privacy Policy