Programmable architectures for signal/media processing. Data-flow representation. Architecture transformations. Low-power design. Architectures for two's complement/redundant representation, carry-save, and canonic signed digit. Scheduling/allocation for high-level synthesis.prereq: [[5323 or concurrent registration is required (or allowed) in 5323], CSE grad student] or dept consent